IC Design Engineer (Design Verification)

About this role

Job Description Assist in Develop and execute verification plans for Pre-Silicon IP/ASIC/SoC designs based on design specifications. Support the development and maintain SystemVerilog/ UVM-based verification environments and testbenches Develop directed and constrained-random tests, assertions(SVA),

This is a short preview. Read the full description on MyCareersFuture before you apply.

• Engineering
• Sciences / Laboratory / R&D
• Perl
• Analytical Approach
• Constrained-Random Verification
• Mixed-Signal IC Design

Learn AI for this job, first module free

A short, hands-on course on using AI in this kind of work.

Start free