Sr/ IC Design Engineer (Design Verification)

About this role

Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matr

This is a short preview. Read the full description on MyCareersFuture before you apply.

• Engineering
• Sciences / Laboratory / R&D
• Design Verification
• Constrained-Random Verification
• Analytical Skills
• Design Test Plans

Learn to use AI in your job

Short, hands-on courses on using AI in the work you already do are coming soon. Get an email when they open.

Get early access