Design jobs in Santa
28 open jobs, updated Oct 15, 2026
- United States
- New York 14,011
- San Francisco 9,921
- Chicago 4,192
- Boston 3,890
- Austin 3,564
- Los Angeles 3,051
- Washington 2,650
- Atlanta 2,328
- Dallas 2,317
- Houston 2,182
- Denver 1,849
- Seattle 1,771
- Santa Clara 1,609
- California 1,371
- Costa Mesa 1,327
- Charlotte 1,255
- Nashville 1,231
- Columbus 1,203
- San Jose 1,140
- Phoenix 1,132
- Philadelphia 1,099
- Penn State University Park 1,097
- Arlington 1,085
- Palo Alto 1,053
- Indianapolis 1,014
- San Diego 979
- Long Beach 935
- Miami 926
- Louisville 925
- New 915
- Remote
- Senior DTCO Engineer, CPU Physical DesignNvidia · US, CA, Santa, Clara · Full-time
- Senior ASIC Physical Design Engineer, NetlistingNvidia · US, CA, Santa, Clara · Full-time
- Principal Design Verification Engineer – CPU Coherent InterconnectSifive · Santa, Clara, California, United, States · Full-time
- Power Management Design EngineerSifive · Santa, Clara, California, United, States · Full-time
- CPU Power-Management Design EngineerSifive · Santa, Clara, California, United, States · Full-time
- Principal Interconnect Design EngineerSifive · Santa, Clara, CA · Full-time
- Staff RTL Design Engineer - CPU LS/PF/MMUSifive · Santa, Clara, California, United, States · Full-time
- Interconnect Design EngineerSifive · Santa, Clara, California, United, States · Full-time
- Senior Graphics Shader Compiler EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior Circuit Design Engineer - NoiseNvidia · US, CA, Santa, Clara · Full-time
- ASIC Physical Design Engineer, Netlisting - New College Grad 2026Nvidia · US, CA, Santa, Clara · Full-time
- Senior ASIC Physical Design Engineer, Cache Coherent InterconnectsNvidia · US, CA, Santa, Clara · Full-time
- Senior Circuit Design Engineer - Power Modeling and SimulationNvidia · US, CA, Santa, Clara · Full-time
- Senior Digital Design EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior ASIC Floorplan Design EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior Logic Design Engineer, Cache Coherent InterconnectsNvidia · US, CA, Santa, Clara · Full-time
- Senior Mask Layout Design EngineerNvidia · US, CA, Santa, Clara · Full-time
- Mask Design Engineer – HardwareNvidia · US, CA, Santa, Clara · Full-time
- Package Design Methodology EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior Physical Design EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior Physical Design Methodology Engineer, Innovus FlowsNvidia · US, CA, Santa, Clara · Full-time
- Principal CPU Architect - High-Performance and Physical DesignNvidia · US, CA, Santa, Clara · Full-time
- Senior ASIC Design Engineer – Clocks IPNvidia · US, CA, Santa, Clara · Full-time
- ASIC Design Engineer – Clocks IPNvidia · US, CA, Santa, Clara · Full-time
- Senior Physical Design Interposer EngineerNvidia · US, CA, Santa, Clara · Full-time
- Senior Physical Design and Timing EngineerNvidia · US, CA, Santa, Clara · Full-time
- Mixed Signal Design Engineer - New College Grad 2026Nvidia · US, CA, Santa, Clara · Full-time
- Senior ASIC Design Verification Engineer - LPUNvidia · US, CA, Santa, Clara · Full-time
Get new jobs like these by email
Free. Unsubscribe in one click.
Learn AI for this job, first module free
A short, hands-on course on using AI in this kind of work.